Tech

Next gen AMD EPYC processor, codenamed Venice is the first HPC product to use TSMC’s N2 node – but I wonder if Apple was there first

Share
Share


  • AMD shows off its first 2nm-class Venice CPU die built using TSMC’s N2 node
  • Venice, built on Zen 6, targets high-performance computing workloads
  • AMD and TSMC hope to deepen their collaboration for future innovations

AMD has announced it has successfully produced the first 2nm-class silicon for its next-generation EPYC processor, codenamed “Venice” which is expected to launch in 2026 as part of AMD’s 6th Generation EPYC lineup.

The core complex die (CCD) is the first high-performance computing product to be taped out and brought up using TSMC’s advanced N2 process technology.

Share

Leave a comment

Leave a Reply

Your email address will not be published. Required fields are marked *

Related Articles
IPVanish’s malware protection confirmed among the best on the market
Tech

IPVanish’s malware protection confirmed among the best on the market

IPVanish’s malware and tracker blocking technology has been confirmed as one of...

Removable battery is one very useful feature that this Samsung rugged smartphone brings to the table
Tech

Removable battery is one very useful feature that this Samsung rugged smartphone brings to the table

Samsung Galaxy XCover7 Pro revives the removable battery for power in rugged...

You freak out when battery life hits 38%, but here’s how to extend it and calm the heck down
Tech

You freak out when battery life hits 38%, but here’s how to extend it and calm the heck down

The moment when you think it’s time to start charging your smartphone...

Opera Mini stuffs a whole AI assistant into a tiny Android browser
Tech

Opera Mini stuffs a whole AI assistant into a tiny Android browser

Opera has added its AI assistant Aria to the Opera Mini browser...