Venice

1 Articles
Next gen AMD EPYC processor, codenamed Venice is the first HPC product to use TSMC’s N2 node – but I wonder if Apple was there first
Tech

Next gen AMD EPYC processor, codenamed Venice is the first HPC product to use TSMC’s N2 node – but I wonder if Apple was there first

AMD shows off its first 2nm-class Venice CPU die built using TSMC’s N2 node Venice, built on Zen 6, targets high-performance computing workloads...